View ISL22343UFR20Z_4905380.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

(R)
ISL22343 Quad Digitally Controlled Potentiometer (XDCPTM)
Data Sheet March 13, 2008 FN6423.1
Low Noise, Low Power, I2C(R) Bus, 256 Taps
The ISL22343 integrates four digitally controlled potentiometers (DCP), control logic and non-volatile memory on a monolithic CMOS integrated circuit. The digitally controlled potentiometer is implemented with a combination of resistor elements and CMOS switches. The position of the wipers are controlled by the user through the I2C bus interface. The potentiometer has an associated volatile Wiper Register (WRi) and a non-volatile Initial Value Register (IVRi) that can be directly written to and read by the user. The contents of the WRi control the position of the corresponding wiper. At power up the device recalls the contents of the DCP's IVRi to the correspondent WRi. The ISL22343 also has 11 general purpose non-volatile registers that can be used as storage of lookup table for multiple wiper position or any other valuable information. The ISL22343 features a dual supply, that is beneficial for applications requiring a bipolar range for DCP terminals between V- and VCC. Each DCP can be used as three-terminal potentiometers or as two-terminal variable resistors in a wide variety of applications including control, parameter adjustments, and signal processing.
Features
* Four potentiometers in one package * 256 resistor taps * I2C serial interface - Three address pins, up to eight devices per bus * Non-volatile EEPROM storage of wiper position * 11 General Purpose non-volatile registers * High reliability - Endurance: 1,000,000 data changes per bit per register - Register data retention: 50 years @ T +55C * Wiper resistance: 70 typical @ 1mA * Standby current <4A max * Shutdown current <4A max * Dual power supply - VCC = 2.25V to 5.5V - V- = -2.25V to -5.5V * 10k, 50k or 100k total resistance * Extended industrial temperature range: -40C to +125C * 20 Ld TSSOP or 20 Ld QFN * Pb-free (RoHS compliant)
Ordering Information
PART NUMBER (Notes 1, 2) ISL22343TFV20Z ISL22343TFR20Z ISL22343UFV20Z ISL22343UFR20Z ISL22343WFV20Z ISL22343WFR20Z NOTES: 1. These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate PLUS ANNEAL - e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020. 2. Add "-TK" suffix for tape and reel. Please refer to TB347 for details on reel specifications PART MARKING 22343 TFVZ 22343 TFRZ 22343 UFVZ 22343 UFRZ 22343 WFVZ 22343 WFRZ RESISTANCE OPTION (k) 100 100 50 50 10 10 TEMPERATURE RANGE (C) -40 to +125 -40 to +125 -40 to +125 -40 to +125 -40 to +125 -40 to +125 PACKAGE (Pb-free) 20 Ld TSSOP 20 Ld QFN 20 Ld TSSOP 20 Ld QFN 20 Ld TSSOP 20 Ld QFN PKG. DWG. # M20.173 L20.5x5 M20.173 L20.5x5 M20.173 L20.5x5
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 1-888-468-3774 | Intersil (and design) and XDCP are registered trademarks of Intersil Americas Inc. Copyright Intersil Americas Inc. 2007, 2008. All Rights Reserved All other trademarks mentioned are the property of their respective owners.
ISL22343 Block Diagram
VCC VRH3 SCL SDA A0 A1 A2 I2C INTERFACE
WR3 POWER-UP, CONTROL AND STATUS LOGIC
RW3 RL3 RH2
WR2
RW2 RL2 RH1
WR1 NON-VOLATILE REGISTERS
RW1 RL1 RH0
WR0
RW0 RL0
GND
Pinouts
ISL22343 (20 LEAD TSSOP) TOP VIEW
RH3 RL3 RW3 A2 SCL SDA GND RW2 RL2 1 2 3 4 5 6 7 8 9 20 RW0 19 RL0 18 RH0 17 V16 VCC 15 A1 14 A0 13 RH1 12 RL1 11 RW1 6 RW2 7 RL2 8 RH2 9 RW1 10 RL1 SDA GND 4 5 12 11 A0 RH1 RW3 A2 SCL 1 2 3 15 14 13 VVCC A1 RL3
ISL22343 (20 LEAD QFN) TOP VIEW
RW0 RH3 RH0 16 RL0 17
20
19
18
RH2 10
2
FN6423.1 March 13, 2008
ISL22343 Pin Descriptions
TSSOP PIN 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 QFN PIN 19 20 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 EPAD* SYMBOL RH3 RL3 RW3 A2 SCL SDA GND RW2 RL2 RH2 RW1 RL1 RH1 A0 A1 VCC VRH0 RL0 RW0 "High" terminal of DCP3 "Low" terminal of DCP3 "Wiper" terminal of DCP3 Device address input for the I2C interface Open drain I2C interface clock input Open drain Serial data I/O for the I2C interface Device ground pin "Wiper" terminal of DCP2 "Low" terminal of DCP2 "High" terminal of DCP2 "Wiper" terminal of DCP1 "Low" terminal of DCP1 "High" terminal of DCP1 Device address input for the I2C interface Device address input for the I2C interface Positive power supply pin Negative power supply pin "High" terminal of DCP0 "Low" terminal of DCP0 "Wiper" terminal of DCP0 Exposed Die Pad internally connected to VDESCRIPTION
NOTE: *PCB thermal land for QFN EPAD should be connected to V- plane or left floating. For more information refer to http://www.intersil.com/data/tb/TB389.pdf
3
FN6423.1 March 13, 2008
ISL22343
Absolute Maximum Ratings
Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . .-65C to +150C Voltage at any Digital Interface Pin with Respect to GND . . . . . . . . . . . . . . . . . . . . . -0.3V to VCC+0.3 VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3V to +6V V- . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -6V to 0.3V Voltage at any DCP Pin with respect to GND. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . V- to VCC IW (10s) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6mA Latchup . . . . . . . . . . . . . . . . . . . . . . . . . Class II, Level A at +125C ESD Human Body Model . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3.5kV Machine Model . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .400V
Thermal Information
Thermal Resistance (Typical, Note 3) JA (C/W) JC (C/W) 20 Lead TSSOP . . . . . . . . . . . . . . . . . . . . . . . .95 N/A 20 Lead QFN (Note 4) . . . . . . . . . . . . . . . . . . .32 3.0 Maximum Junction Temperature (Plastic Package) . . . . . . . +150C Pb-free reflow profile . . . . . . . . . . . . . . . . . . . . . . . . . .see link below http://www.intersil.com/pbfree/Pb-FreeReflow.asp
Recommended Operating Conditions
Temperature Range (Full Industrial) . . . . . . . . . . . .-40C to +125C Power Rating . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .15mW VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2.25V to 5.5V V- . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -2.25V to -5.5V Max Wiper Current Iw . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3.0mA
CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.
NOTE: 3. JA is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details. 4. For JC, the "case temp" location is the center of the exposed metal pad on the package underside.
Analog Specifications
SYMBOL RTOTAL
Over recommended operating conditions unless otherwise stated. TEST CONDITIONS W option U option T option MIN (Note 21) TYP (Note 5) 10 50 100 -20 W option U, T option 85 45 V70 10/10/25 0.1 1 VCC 250 +20 MAX (Note 21) UNIT k k k % ppm/C ppm/C V pF A
PARAMETER RHi to RLi Resistance
RHi to RLi Resistance tolerance End-to-End Temperature Coefficient
VRHi, VRLi RW CH/CL/CW (Note 19) ILkgDCP
DCP Terminal Voltage Wiper Resistance Potentiometer Capacitance Leakage on DCP pins
VRH and VRL to GND RH - floating, VRL = V-, force Iw current to the wiper, IW = (VCC - VRL)/RTOTAL See Macro Model below. Voltage at pin from V- to VCC
VOLTAGE DIVIDER MODE (V- @ RLi; VCC @ RHi; measured at RWi, unloaded) INL (Note 10) Integral Non-linearity W option U, T option DNL (Note 9) Differential Non-linearity Monotonic over all tap positions, W option U, T option ZSerror (Note 7) FSerror (Note 8) Zero-scale Error W option U, T option Full-scale Error W option U, T option -1.5 -1.0 -1.0 -0.5 0 0 -5 -2 0.5 0.2 0.4 0.15 1 0.1 -2 -0.2 1.5 1.0 1.0 0.5 5 2 0 0 LSB (Note 6) LSB (Note 6) LSB (Note 6) LSB (Note 6) LSB (Note 6) LSB (Note 6)
4
FN6423.1 March 13, 2008
ISL22343
Analog Specifications
SYMBOL VMATCH (Note 11) Over recommended operating conditions unless otherwise stated. (Continued) TEST CONDITIONS Wipers at the same tap position, the same voltage at all RH terminals and the same voltage at all RL terminals DCP register set to 80 hex Wiper at midpoint (80hex) W option (10k) Wiper at midpoint (80hex) U option (50k) Wiper at midpoint (80hex) T option (100k) MIN (Note 21) -2 TYP (Note 5) MAX (Note 21) 2 UNIT LSB (Note 6) ppm/C kHz kHz kHz
PARAMETER DCP-to-DCP Matching
TCV (Note 12) Ratiometric Temperature Coefficient fcutoff (Note 19) -3dB Cut Off Frequency
4 1000 250 120
RESISTOR MODE (Measurements between RWi and RLi with RHi not connected, or between RWi and RHi with RLi not connected) RINL (Note 16) Integral Non-linearity W option U, T option RDNL (Note 15) Differential Non-linearity W option U, T option Roffset (Note 14) Offset W option U, T option RMATCH (Note 17) DCP-to-DCP matching Wipers at the same tap position with the same terminal voltages DCP register set between 32 hex and FFhex -3 -1 -1.5 -0.5 0 0 -3 40 1 0.3 0.5 0.04 1 0.25 3 1 1.5 0.5 5 2 3 MI (Note 13) MI (Note 13) MI (Note 13) MI (Note 13) MI (Note 13) MI (Note 13) MI (Note 13) ppm/C
TCR Resistance Temperature Coefficient (Notes 18, 19)
Operating Specifications Over the recommended operating conditions unless otherwise specified.
SYMBOL ICC1 PARAMETER VCC Supply Current (Volatile Write/Read) TEST CONDITIONS VCC = 5.5V, fSCL = 400kHz; (for I2C Active, Read and Volatile Write states only) VCC = 2.25V, fSCL = 400kHz; (for I2C Active, Read and Volatile Write states only) IV-1 V- Supply Current (Volatile V- = -5.5V, VCC = 5.5V, fSCL = 400kHz; (for I2C Active, Write/Read) Read and Volatile Write states only) V- = -2.25V, VCC = 2.25V, fSCL = 400kHz; (for I2C Active, Read and Volatile Write states only) ICC2 VCC Supply Current (Non- VCC = 5.5V, V- = 5.5V, fSCL = 400kHz; (for I2C Active, volatile Write/Read) Read and Non-volatile Write states only) VCC = 2.25V, V- = -2.25V, fSCL = 400kHz; (for I2C Active, Read and Non-volatile Write states only) IV-2 V- Supply Current (Non-Volatile Write/Read) V- Supply Current (Non-Volatile Write/Read) V- = -5.5V, VCC = 5.5V, fSCL = 400kHz; (for I2C Active, Read and Non-volatile Write states only) V- = -2.25V, VCC = 2.25V, fSCL = 400kHz; (for I2C Active, Read and Non-volatile Write states only) -2.0 -1.0 -0.5 -0.25 0.003 -0.012 -0.045 1.0 0.3 -1.2 -0.4 2.0 1.0 0.25 mA mA mA mA mA mA mA MIN (Note 21) TYP (Note 5) 0.006 MAX (Note 21) 0.5 UNIT mA
5
FN6423.1 March 13, 2008
ISL22343
Operating Specifications Over the recommended operating conditions unless otherwise specified. (Continued)
SYMBOL ISB PARAMETER VCC Current (Standby) standby state VCC = +5.5V, V- = -5.5V @ +125C, I2C interface in standby state VCC = +2.25V, V- = -2.25V @ +85C, I2C interface in standby state VCC = +2.25V, V- = -2.25V @ +125C, I2C interface in standby state IV-SB V- Current (Standby) V- = -5.5V, VCC = +5.5V @ +85C, I2C interface in standby state V- = -5.5V, VCC = +5.5V @ +125C, I2C interface in standby state V- = -2.25V, VCC = +2.25V @ +85C, I2C interface in standby state V- = -2.25V, VCC = +2.25V @ +125C, I2C interface in standby state ISD VCC Current (Shutdown) VCC = +5.5V, V- = -5.5V @ +85C, I2C interface in standby state VCC = +5.5V, V- = -5.5V @ +125C, I2C interface in standby state VCC = +2.25V, V- = -2.25V @ +85C, I2C interface in standby state VCC = +2.25V, V- = -2.25V @ +125C, I2C interface in standby state IV-SD V- Current (Shutdown) V- = -5.5V, VCC = +5.5V @ +85C, I2C interface in standby state V- = -5.5V, VCC = +5.5V @ +125C, I2C interface in standby state V- = -2.25V, VCC = +2.25V @ +85C, I2C interface in standby state V- = -2.25V, VCC = +2.25V @ +125C, I2C interface in standby state ILkgDig tWRT (Note 19) tShdnRec (Note 19) Vpor VCCRamp tD Leakage Current, at Pins Voltage at pin from GND to VCC A0, A1, A2, SDA, and SCL DCP Wiper Response Time DCP Recall Time from Shutdown Mode Power-on Recall Voltage VCC Ramp Rate Power-up Delay VCC above Vpor, to DCP Initial Value Register recall completed, and I2C Interface in standby state SCL falling edge of last bit of DCP data byte to wiper new position SCL falling edge of last bit of ACR data byte to wiper stored position and RH connection Minimum VCC at which memory recall occurs 1.9 0.2 5 -4.0 -5.0 -2.0 -3.0 -1 1.5 1.5 2.1 -4.0 -5.0 -2.0 -3.0 1.0 0.2 0.5 -0.7 -1.5 -0.3 -0.4 0.5 1.0 0.2 0.5 -0.7 -1.5 -0.3 -0.4 1 2.0 4.0 1.0 2.0 4.0 1.0 2.0 A A A A A A A A A A A A A A A A s s V V/ms ms TEST CONDITIONS VCC = +5.5V, V- = -5.5V @ +85C, I2C interface in MIN (Note 21) TYP (Note 5) 0.5 MAX (Note 21) 2.0 UNIT A
EEPROM SPECIFICATION EEPROM Endurance EEPROM Retention tWC (Note 20) Non-volatile Write Cycle Time Temperature T +55C 1,000,000 50 12 20 Cycles Years ms
6
FN6423.1 March 13, 2008
ISL22343
Operating Specifications Over the recommended operating conditions unless otherwise specified. (Continued)
SYMBOL PARAMETER TEST CONDITIONS MIN (Note 21) TYP (Note 5) MAX (Note 21) UNIT
SERIAL INTERFACE SPECS VIL VIH Hysteresis (Note 19) VOL (Note 19) Cpin (Note 19) fSCL tsp A1, A0, A2, SDA, and SCL Input Buffer LOW Voltage A1, A0, A2, SDA, and SCL Input Buffer HIGH Voltage SDA and SCL Input Buffer Hysteresis SDA Output Buffer LOW Voltage, Sinking 4mA A1, A0, A2, SDA, and SCL Pin Capacitance SCL Frequency Pulse Width Suppression Time at SDA and SCL Inputs SCL Falling Edge to SDA Output Data Valid Any pulse narrower than the max spec is suppressed 0.7*VCC 0.05*VCC 0 0.4 10 400 50 0.3*VCC V V V V pF kHz ns
tAA (Note 19) tBUF (Note 19) tLOW tHIGH tSU:STA tHD:STA tSU:DAT tHD:DAT tSU:STO tHD:STO
SCL falling edge crossing 30% of VCC, until SDA exits the 30% to 70% of VCC window 1300
900
ns ns
Time the Bus Must be Free SDA crossing 70% of VCC during a STOP condition, to Before the Start of a New SDA crossing 70% of VCC during the following START Transmission condition Clock LOW Time Clock HIGH Time START Condition Setup Time START Condition Hold Time Input Data Setup Time Input Data Hold Time STOP Condition Setup Time STOP Condition Hold Time for Read, or Volatile Only Write Output Data Hold Time SDA and SCL Rise Time SDA and SCL Fall Time Measured at the 30% of VCC crossing Measured at the 70% of VCC crossing SCL rising edge to SDA falling edge; both crossing 70% of VCC From SDA falling edge crossing 30% of VCC to SCL falling edge crossing 70% of VCC From SDA exiting the 30% to 70% of VCC window, to SCL rising edge crossing 30% of VCC From SCL rising edge crossing 70% of VCC to SDA entering the 30% to 70% of VCC window From SCL rising edge crossing 70% of VCC, to SDA rising edge crossing 30% of VCC From SDA rising edge to SCL falling edge; both crossing 70% of VCC From SCL falling edge crossing 30% of VCC, until SDA enters the 30% to 70% of VCC window From 30% to 70% of VCC From 70% to 30% of VCC
1300 600 600 600 100 0 600 1300
ns ns ns ns ns ns ns ns
tDH (Note 19) tR (Note 19) tF (Note 19)
0 20 + 0.1*Cb 20 + 0.1*Cb 250 250
ns ns ns
7
FN6423.1 March 13, 2008
ISL22343
Operating Specifications Over the recommended operating conditions unless otherwise specified. (Continued)
SYMBOL Cb (Note 19) Rpu (Note 19) tSU:A tHD:A NOTES: 5. Typical values are for TA = +25C and 3.3V supply voltage. 6. LSB: [V(RW)255 - V(RW)0]/255. V(RW)255 and V(RW)0 are V(RW) for the DCP register set to FF hex and 00 hex respectively. LSB is the incremental voltage when changing from one tap to an adjacent tap. 7. ZS error = V(RW)0/LSB. 8. FS error = [V(RW)255 - VCC]/LSB. 9. DNL = [V(RW)i - V(RW)i-1]/LSB-1, for i = 1 to 255. i is the DCP register setting. 10. INL = [V(RW)i - i * LSB - V(RW)0]/LSB for i = 1 to 255. 11. VMATCH= [V(RWx)i -V(RWy)i]/LSB, for i = 0 to 255, x = 0 to 3, y = 0 to 3. Max ( V ( RW ) i ) - Min ( V ( RW ) i ) 10 6 12. TC = --------------------------------------------------------------------------------------------- x ---------------- for i = 16 to 240 decimal, T = -40C to +125C. Max( ) is the maximum value of the wiper V [ Max ( V ( RW ) i ) + Min ( V ( RW ) i ) ] 2 +165C voltage and Min ( ) is the minimum value of the wiper voltage over the temperature range. 13. MI = |RW255 - RW0|/255. MI is a minimum increment. RW255 and RW0 are the measured resistances for the DCP register set to FF hex and 00 hex respectively. 14. Roffset = RW0/MI, when measuring between RW and RL. Roffset = RW255/MI, when measuring between RW and RH. 15. RDNL = (RWi - RWi-1)/MI -1, for i = 16 to 255. 16. RINL = [RWi - (MI * i) - RW0]/MI, for i = 16 to 255. 17. RMATCH= [(Rx)i -(Ry)i]/MI, for i = 0 to 255, x = 0 to 3, y = 0 to 3. 18.
6 for i = 16 to 240, T = -40C to +125C. Max( ) is the maximum value of the resistance and Min ( ) is [ Max ( Ri ) - Min ( Ri ) ] 10 TC R = --------------------------------------------------------------- x ---------------- the minimum value of the resistance over the temperature range. [ Max ( Ri ) + Min ( Ri ) ] 2 +165C 19. This parameter is not 100% tested.
PARAMETER
TEST CONDITIONS
MIN (Note 21) 10 1
TYP (Note 5)
MAX (Note 21) 400
UNIT pF k
Capacitive Loading of SDA Total on-chip and off-chip or SCL SDA and SCL Bus Pull-up Resistor Off-chip A1 and A0 Setup Time A1 and A0 Hold Time Maximum is determined by tR and tF For Cb = 400pF, max is about 2~2.5k For Cb = 40pF, max is about 15~20k Before START condition After STOP condition
600 600
ns ns
20. tWC is the time from a valid STOP condition at the end of a Write sequence of I2C serial interface, to the end of the self-timed internal nonvolatile write cycle. 21. Parts are 100% tested at +25C. Temperature limits established by characterization and are not production tested.
8
FN6423.1 March 13, 2008
ISL22343
DCP Macro Model
RTOTAL RH CH CL CW 10pF RL
10pF RW
25pF
SDA vs SCL Timing
tF tHIGH tLOW tR tsp
SCL tSU:STA tHD:STA SDA (INPUT TIMING)
tSU:DAT tHD:DAT tSU:STO
tAA SDA (OUTPUT TIMING)
tDH
tBUF
A2, A1 and A0 Pin Timing
START SCL CLK 1 STOP
SDA tSU:A A2, A1, A0 tHD:A
9
FN6423.1 March 13, 2008
ISL22343 Typical Performance Curves
80 T = +125C 70 WIPER RESISTANCE () STANDBY CURRENT (A) 60 T = +25C 50 40 30 20 10 0 0 50 100 150 200 250 TAP POSITION (DECIMAL) T = -40C 1.5 1.0 0.5 0 -0.5 IV-1.0 -1.5 -2.0 -40 ICC 2.0
0
40 TEMPERATURE (C)
80
120
FIGURE 1. WIPER RESISTANCE vs TAP POSITION [ I(RW) = VCC/RTOTAL ] FOR 10k (W)
FIGURE 2. STANDBY ICC and IV- vs TEMPERATURE
0.50 T = +25C VCC = 2.25V 0.25 DNL (LSB)
0.50 VCC = 5.5V 0.25 T = +25C
INL (LSB) VCC = 5.5V
0
0
-0.25
-0.25
VCC = 2.25V -0.50 200 250 0 50 100 150 200 250
-0.50 0 50 100 150 TAP POSITION (DECIMAL)
TAP POSITION (DECIMAL)
FIGURE 3. DNL vs TAP POSITION IN VOLTAGE DIVIDER MODE FOR 10k (W)
2.0 10k 1.6 ZS ERROR (LSB)
FIGURE 4. INL vs TAP POSITION IN VOLTAGE DIVIDER MODE FOR 10k (W)
0
-1 FS ERROR (LSB)
VCC = 2.25V 50k VCC = 5.5V
1.2
-2
0.8 VCC = 2.25V 0.4
50k VCC = 5.5V
-3
10k
-4
0 -40
0
40 TEMPERATURE (C)
80
120
-5
-40
0
40 TEMPERATURE (C)
80
120
FIGURE 5. ZS ERROR vs TEMPERATURE
FIGURE 6. FS ERROR vs TEMPERATURE
10
FN6423.1 March 13, 2008
ISL22343 Typical Performance Curves
0.5 T = +25C 0.25 RDNL (MI) VCC = 5.5V 1.5 VCC = 2.25V
(Continued)
2.0 T = +25C
1.0 0 RINL (MI) VCC = 2.25V -0.50 0 50 100 150 200 250 TAP POSITION (DECIMAL) -0.5 0
0.5
-0.25 0 VCC = 5.5V 50 100 150 200 250
TAP POSITION (DECIMAL)
FIGURE 7. DNL vs TAP POSITION IN RHEOSTAT MODE FOR 10k (W)
FIGURE 8. INL vs TAP POSITION IN RHEOSTAT MODE FOR 10k (W)
1.60 10k 1.20 RTOTAL CHANGE (%)
200
160 10k TCv (ppm/C)
0.80
120
5.5V
0.40
80
0.00 2.25V -0.40 -40 0 40 TEMPERATURE (C) 80 50k
40
50k
0 120
16
66
116
166
216
266
TAP POSITION (DECIMAL)
FIGURE 9. END TO END RTOTAL % CHANGE vs TEMPERATURE
FIGURE 10. TC FOR VOLTAGE DIVIDER MODE IN ppm
500 INPUT 400 10k OUTPUT
TCr (ppm/C)
300
200
100
50k WIPER AT MID POINT (POSITION 80h) RTOTAL = 10k 16 66 116 166 216 TAP POSITION (DECIMAL)
0
FIGURE 11. TC FOR RHEOSTAT MODE IN ppm
FIGURE 12. FREQUENCY RESPONSE (1MHz)
11
FN6423.1 March 13, 2008
ISL22343 Typical Performance Curves
(Continued)
CS SCL
WIPER UNLOADED, WIPER MOVEMENT FROM 0h to FFh
FIGURE 13. MIDSCALE GLITCH, CODE 7Fh TO 80h
FIGURE 14. LARGE SIGNAL SETTLING TIME
Pin Description
Potentiometers Pins
RHI AND RLI The high (RHi) and low (RLi) terminals of the ISL22343 are equivalent to the fixed terminals of a mechanical potentiometer. RHi and RLi are referenced to the relative position of the wiper and not the voltage potential on the terminals. With WRi set to 255 decimal, the wiper will be closest to RHi, and with the WRi set to 0, the wiper is closest to RLi. RWI RWi is the wiper terminal and is equivalent to the movable terminal of a mechanical potentiometer. The position of the wiper within the array is determined by the WRi register.
ISL22343. A maximum of eight ISL22343 devices may occupy the I2C serial bus (See Table 3).
Principles of Operation
The ISL22343 is an integrated circuit incorporating four DCPs with its associated registers, non-volatile memory and an I2C serial interface providing direct communication between a host and the potentiometer and memory. The resistor arrays are comprised of individual resistors connected in a series. At either end of the array and between each resistor is an electronic switch that transfers the potential at that point to the wiper. The electronic switches on the device operate in a "make before break" mode when the wiper changes tap positions. When the device is powered down, the last value stored in IVRi will be maintained in the non-volatile memory. When power is restored, the contents of the IVRi are recalled and loaded into the corresponding WRi to set the wipers to their initial positions.
Bus Interface Pins
SERIAL DATA INPUT/OUTPUT (SDA) The SDA is a bidirectional serial data input/output pin for I2C interface. It receives device address, operation code, wiper address and data from an I2C external master device at the rising edge of the serial clock SCL, and it shifts out data after each falling edge of the serial clock. SDA requires an external pull-up resistor, since it is an open drain input/output. SERIAL CLOCK (SCL) This input is the serial clock of the I2C serial interface. SCL requires an external pull-up resistor, since it is an open drain input. DEVICE ADDRESS (A2, A1, A0) The address inputs are used to set three least significant bits of the 7-bit I2C interface slave address. A match in the slave address serial data stream must match with the Address input pins in order to initiate communication with the 12
DCP Description
The DCP is implemented with a combination of resistor elements and CMOS switches. The physical ends of each DCP are equivalent to the fixed terminals of a mechanical potentiometer (RHi and RLi pins). The RWi pin of the DCP is connected to intermediate nodes, and is equivalent to the wiper terminal of a mechanical potentiometer. The position of the wiper terminal within the DCP is controlled by an 8-bit volatile Wiper Register (WRi). When the WRi of a DCP contains all zeroes (WRi[7:0]= 00h), its wiper terminal (RWi) is closest to its "Low" terminal (RLi). When the WRi register of a DCP contains all ones (WRi[7:0] = FFh), its wiper terminal (RWi) is closest to its "High" terminal (RHi). As the value of the WRi increases from all zeroes (0) to all ones (255 decimal), the wiper moves monotonically from the position closest to RLi to the position closest to RHi. At the
FN6423.1 March 13, 2008
ISL22343
same time, the resistance between RWi and RLi increases monotonically, while the resistance between RHi and RWi decreases monotonically. While the ISL22343 is being powered up, the WRi is reset to 80h (128 decimal), which locates RWi roughly at the center between RLi and RHi. After the power supply voltage becomes large enough for reliable non-volatile memory reading, the WRi will be reloaded with the value stored in corresponding non-volatile Initial Value Register (IVRi). The WRi and IVRi can be read or written to directly using the I2C serial interface as described in the following sections. The VOL bit (ACR[7]) determines whether the access to wiper registers WRi or initial value registers IVRi.
TABLE 2. ACCESS CONTROL REGISTER (ACR)
BIT # NAME 7 VOL 6 SHDN 5 WIP
4 0
3 0
2 0
1 0
0 0
If VOL bit is 0, the non-volatile IVRi registers are accessible. If VOL bit is 1, only the volatile WRi are accessible. Note: value is written to IVRi register also is written to the corresponding WRi. The default value of this bit is 0. The SHDN bit (ACR[6]) disables or enables Shutdown mode. When this bit is 0, DCPs are in Shutdown mode. Default value of the SHDN bit is 1.
RHi
Memory Description
The ISL22343 contains four non-volatile 8-bit Initial Value Register (IVRi), eleven General Purpose non-volatile 8-bit registers and five volatile 8-bit registers: four Wiper Registers (WRi) and Access Control Register (ACR). Memory map of ISL22343 is in Table 1. The non-volatile registers (IVRi) at address 0, 1, 2 and 3 contain initial wiper position and volatile registers (WRi) contain current wiper position.
TABLE 1. MEMORY MAP ADDRESS (hex) 10 F E D C B A 9 8 7 6 5 4 3 2 1 0 General Purpose General Purpose General Purpose General Purpose General Purpose General Purpose General Purpose General Purpose General Purpose General Purpose General Purpose IVR3 IVR2 IVR1 IVR0 NON-VOLATILE N/A Reserved N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A WR3 WR2 WR1 WR0 VOLATILE ACR
RWi
RLi
FIGURE 15. DCP CONNECTION IN SHUTDOWN MODE
The WIP bit (ACR[5]) is a read-only bit. It indicates that nonvolatile write operation is in progress. It is impossible to write to the WRi or ACR while WIP bit is 1.
I2C Serial Interface
The ISL22343 supports an I2C bidirectional bus oriented protocol. The protocol defines any device that sends data onto the bus as a transmitter and the receiving device as the receiver. The device controlling the transfer is a master and the device being controlled is the slave. The master always initiates data transfers and provides the clock for both transmit and receive operations. Therefore, the ISL22343 operates as a slave device in all applications. All communication over the I2C interface is conducted by sending the MSB of each byte of data first.
Protocol Conventions
Data states on the SDA line must change only during SCL LOW periods. SDA state changes during SCL HIGH are reserved for indicating START and STOP conditions (see Figure 16). On power-up of the ISL22343, the SDA pin is in the input mode. All I2C interface operations must begin with a START condition, which is a HIGH to LOW transition of SDA while SCL is HIGH. The ISL22343 continuously monitors the SDA and SCL lines for the START condition and does not respond to any command until this condition is met (See Figure 16). A START condition is ignored during the powerup of the device. All I2C interface operations must be terminated by a STOP condition, which is a LOW to HIGH transition of SDA while
The non-volatile IVRi and volatile WRi registers are accessible with the same address. The Access Control Register (ACR) contains information and control bits described below in Table 2.
13
FN6423.1 March 13, 2008
ISL22343
SCL is HIGH (see Figure 16). A STOP condition at the end of a read operation, or at the end of a write operation places the device in its standby mode. An ACK (Acknowledge) is a software convention used to indicate a successful data transfer. The transmitting device, either master or slave, releases the SDA bus after transmitting eight bits. During the ninth clock cycle, the receiver pulls the SDA line LOW to acknowledge the reception of the eight bits of data (see Figure 17). The ISL22343 responds with an ACK after recognition of a START condition followed by a valid Identification Byte, and once again after successful receipt of an Address Byte. The ISL22343 also responds with an ACK after receiving a Data Byte of a write operation. The master must respond with an ACK after receiving a Data Byte of a read operation A valid Identification Byte contains 1010 as four MSBs, and the following three bits matching the logic values present at pins A2, A1 and A0. The LSB is the Read/Write bit. Its value is "1" for a Read operation and "0" for a Write operation (See Table 3).
TABLE 3. IDENTIFICATION BYTE FORMAT
LOGIC VALUES AT PINS A2, A1 AND A0, RESPECTIVELY
1 (MSB)
0
1
0
A2
A1
A0
R/W (LSB)
SCL
SDA
START
DATA STABLE
DATA CHANGE
DATA STABLE
STOP
FIGURE 16. VALID DATA CHANGES, START AND STOP CONDITIONS
SCL FROM MASTER
1
8
9
SDA OUTPUT FROM TRANSMITTER
HIGH IMPEDANCE
SDA OUTPUT FROM RECEIVER
HIGH IMPEDANCE
START
ACK
FIGURE 17. ACKNOWLEDGE RESPONSE FROM RECEIVER
WRITE SIGNALS FROM THE MASTER S T A R T S T O P
IDENTIFICATION BYTE
ADDRESS BYTE
DATA BYTE
SIGNAL AT SDA SIGNALS FROM THE SLAVE
1 0 1 0 A2 A1 A0 0 A C K
0000 A C K A C K
FIGURE 18. BYTE WRITE SEQUENCE
14
FN6423.1 March 13, 2008
ISL22343
SIGNALS FROM THE MASTER
S T A R T
IDENTIFICATION BYTE WITH R/W = 0
ADDRESS BYTE
S T A IDENTIFICATION R BYTE WITH T R/W = 1
A C K
A C K
S AT CO KP
SIGNAL AT SDA
1 0 1 0 A2 A1 A0 0 A C K
0000 A C K
1 0 1 0 A2 A1 A0 1 A C K
SIGNALS FROM THE SLAVE
FIRST READ DATA BYTE
LAST READ DATA BYTE
FIGURE 19. READ SEQUENCE
Write Operation
A Write operation requires a START condition, followed by a valid Identification Byte, a valid Address Byte, a Data Byte, and a STOP condition. After each of the three bytes, the ISL22343 responds with an ACK. At this time, the device enters its standby state (see Figure 18). The non-volatile write cycle starts after STOP condition is determined and it requires up to 20ms delay for the next non-volatile write. Thus, non-volatile registers must be written individually.
Applications Information
When stepping up through each tap in voltage divider mode, some tap transition points can result in noticeable voltage transients (or overshoot/undershoot) resulting from the sudden transition from a very low impedance "make" to a much higher impedance "break within an extremely short period of time (<50ns). Two such code transitions are EFh to F0h, and 0Fh to 10h. Note that all switching transients will settle well within the settling time as stated on the datasheet. A small capacitor can be added externally to reduce the amplitude of these voltage transients, but that will also reduce the useful bandwidth of the circuit, thus this may not be a good solution for some applications. It may be a good idea, in that case, to use fast amplifiers in a signal chain for fast recovery.
Read Operation
A Read operation consist of a three byte instruction followed by one or more Data Bytes (see Figure 19). The master initiates the operation issuing the following sequence: a START, the Identification byte with the R/W bit set to "0", an Address Byte, a second START, and a second Identification byte with the R/W bit set to "1". After each of the three bytes, the ISL22343 responds with an ACK. Then the ISL22343 transmits Data Bytes as long as the master responds with an ACK during the SCL cycle following the eighth bit of each byte. The Data Bytes are from the registers indicated by an internal pointer. This pointers initial value is determined by the Address Byte in the Read operation instruction, and increments by one during transmission of each Data Byte. After reaching the memory location 0Fh, the pointer "rolls over" to 00h, and the device continues to output data for each ACK received.The master terminates the read operation issuing a NACK (ACK) and a STOP condition following the last bit of the last Data Byte (See Figure 19).
Application Example
Figure 20 shows an example of using ISL22343 for gain setting and offset correction in a high side current measurement application. DCP0 applies a programmable offset voltage of 25mV to the FB+ pin of the Instrumentation Amplifier ISL28272 to adjust output offset to zero voltages. DCP1 programs the gain of the ISL28272 from 90 to 110 with 5V output for 10A current through current sense resistor. DCP2 and DCP3 are used for another channel of dual ISL28272 correspondently (not shown in Figure 20). More application examples can be found at http://www.intersil.com/data/an/AN1145.pdf
15
FN6423.1 March 13, 2008
ISL22343
1.2V DC/DC CONVERTER OUTPUT PROCESSOR LOAD 10A, MAX
0.005
10k
0.1F
10k
+5V 16 V+ 6 IN+ EN 1/2 ISL28272
7
5 INVOUT 3 FB+ +5V R1 50k, 1% RH0 RW0 50k RL0 DCP0 (1/4 ISL22343U) PROGRAMMABLE OFFSET 25mV R3 50k, 1% -5V +5V I2C bus R2 1k, 1% RW1 50k RL1 4 FB- V8 RH1 R5 309, 1% R4 150k, 1% 2 VOUT = 0V TO +5V TO ADC
DCP1 (1/4 ISL22343U) PROGRAMMABLE GAIN 90 TO 110 R6 1.37k, 1%
ISL22343UFV20Z 16 5 6 4 15 14 7 -5V 17 VCC SCL SDA A2 A1 A0 GND VRH0 RL0 RW0 RH1 RL1 RW1 RH2 RL2 RW2 RH3 RL3 RW3 18 19 20 13 12 11 10 9 8 1 2 3
DCP0
DCP1
DCP2
DCP3
FIGURE 20. CURRENT SENSING WITH GAIN AND OFFSET CONTROL
16
FN6423.1 March 13, 2008
ISL22343 Quad Flat No-Lead Plastic Package (QFN) Micro Lead Frame Plastic Package (MLFP)
L20.5x5
20 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE MILLIMETERS SYMBOL A A1 A2 A3 b D D1 D2 E E1 E2 e k L N Nd Ne P 0.20 0.35 2.95 2.95 0.23 MIN 0.80 NOMINAL 0.90 0.02 0.65 0.20 REF 0.30 5.00 BSC 4.75 BSC 3.10 5.00 BSC 4.75 BSC 3.10 0.65 BSC 0.60 20 5 5 0.60 12 0.75 3.25 3.25 0.38 MAX 1.00 0.05 1.00 NOTES 9 9 5, 8 9 7, 8 9 7, 8 8 2 3 3 9 9 Rev. 4 11/04 NOTES: 1. Dimensioning and tolerancing conform to ASME Y14.5-1994. 2. N is the number of terminals. 3. Nd and Ne refer to the number of terminals on each D and E. 4. All dimensions are in millimeters. Angles are in degrees. 5. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip. 6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature. 7. Dimensions D2 and E2 are for the exposed pads which provide improved electrical and thermal performance. 8. Nominal dimensions are provided to assist with PCB Land Pattern Design efforts, see Intersil Technical Brief TB389. 9. Features and dimensions A2, A3, D1, E1, P & are present when Anvil singulation method is used and not present for saw singulation. 10. Compliant to JEDEC MO-220VHHC Issue I except for the "b" dimension.
17
FN6423.1 March 13, 2008
ISL22343 Thin Shrink Small Outline Plastic Packages (TSSOP)
N INDEX AREA E E1 -B1 2 3 0.05(0.002) -AD -CSEATING PLANE A 0.25 0.010 L 0.25(0.010) M GAUGE PLANE BM
M20.173
20 LEAD THIN SHRINK SMALL OUTLINE PLASTIC PACKAGE INCHES SYMBOL A A1 A2 b c MIN 0.002 0.031 0.0075 0.0035 0.252 0.169 0.246 0.0177 20 0o 8o 0o MAX 0.047 0.006 0.051 0.0118 0.0079 0.260 0.177 0.256 0.0295 MILLIMETERS MIN 0.05 0.80 0.19 0.09 6.40 4.30 6.25 0.45 20 8o MAX 1.20 0.15 1.05 0.30 0.20 6.60 4.50 6.50 0.75 NOTES 9 3 4 6 7 Rev. 1 6/98
e
b 0.10(0.004) M C AM BS
A1 0.10(0.004)
A2 c
D E1 e E L N
0.026 BSC
0.65 BSC
NOTES: 1. These package dimensions are within allowable dimensions of JEDEC MO-153-AC, Issue E. 2. Dimensioning and tolerancing per ANSI Y14.5M-1982. 3. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side. 4. Dimension "E1" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.15mm (0.006 inch) per side. 5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area. 6. "L" is the length of terminal for soldering to a substrate. 7. "N" is the number of terminal positions. 8. Terminal numbers are shown for reference only. 9. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall be 0.08mm (0.003 inch) total in excess of "b" dimension at maximum material condition. Minimum space between protrusion and adjacent lead is 0.07mm (0.0027 inch). 10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact. (Angles in degrees)
All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com 18
FN6423.1 March 13, 2008

▲Up To Search▲

Price & Availability of ISL22343UFR20Z

	To Download ISL22343UFR20Z Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .